



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/690,698	10/23/2003	Atsuhiko Shibasaki	244299US2	9731
22850	7590	03/20/2006	EXAMINER	
OBLON, SPIVAK, MCCLELLAND, MAIER & NEUSTADT, P.C. 1940 DUKE STREET ALEXANDRIA, VA 22314			MAI, SON LUU	
			ART UNIT	PAPER NUMBER
			2827	
DATE MAILED: 03/20/2006				

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	10/690,698	SHIBASAKI, ATSUIKO	
	<b>Examiner</b>	<b>Art Unit</b>	
	Son L. Mai	2827	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) ☒ Responsive to communication(s) filed on papers filed 02-16-06.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) ☒ Claim(s) 1-4 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-4 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 23 October 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All    b) ☐ Some \*    c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |   |   |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)             | 4) <input type="checkbox"/> Interview Summary (PTO-413)                     |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)    | Paper No(s)/Mail Date. _____  |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date _____   | 6) <input type="checkbox"/> Other: _____                                    |

## **DETAILED ACTION**

### ***Continued Examination Under 37 CFR 1.114***

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 02-16-06 has been entered. Accordingly claims 1-4 are pending in the application.

### ***Claim Rejections - 35 USC § 102***

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

3. Claims 1 and 2 are rejected under 35 U.S.C. 102(b) as being anticipated by Ohta (U.S. Patent 5,917,767).

Regarding claim 1, Ohta discloses in figure 9, a semiconductor memory comprising: a plurality of word lines (WL), a plurality of bit lines (BL) and a plurality of memory cells (CELL), said plurality of memory cells each being connected to one of said plurality of word lines and one of said plurality of bit lines; a Y decoder (CD) configured to drive said plurality of bit lines; and a plurality of disconnecting devices (162, 164), each provided between at least one corresponding bit line of said plurality of bit lines and said Y decoder, and being configured to (1) electrically disconnect said at

least one corresponding bit line of said plurality of bit lines and said Y decoder, and (2) individually connect to a disconnection control circuit (a circuit generates bit line cut off signals CUT0, CUT1) such that said plurality of disconnecting devices are independently controlled by said disconnection control circuit.

Regarding claim 2, Ohta shows in figure 9, the disconnecting devices (162, 164) are provided integrally from the Y decoder (CD).

4. Claims 1 and 3 are rejected under 35 U.S.C. 102(b) as being anticipated by Yamane et al. (U.S. Patent 5,719,806).

Regarding claim 1, Yamane discloses in figure 2, a semiconductor memory comprising: a plurality of word lines (WL ), a plurality of bit lines (17) and a plurality of memory cells (3-0), said plurality of memory cells each being connected to one of said plurality of word lines and one of said plurality of bit lines; a Y decoder (Y-DECODER) configured to drive said plurality of bit lines; and a plurality of disconnecting devices (2, 2'), each provided between at least one corresponding bit line of said plurality of bit lines and said Y decoder, and being configured to (1) electrically disconnect said at least one corresponding bit line of said plurality of bit lines and said Y decoder, and (2) individually connect to a disconnection control circuit (a circuit generates signals BSR and BSL) such that said plurality of disconnecting devices are independently controlled by said disconnection control circuit.

Regarding claim 3, Yamanein teaches the plurality of disconnecting devices (2, 2') are provided individually from said Y decoder (not included in the Y-DECODER).

5. Claim 4 is rejected under 35 U.S.C. 102(b) as being anticipated by Minagawa et al (U.S. Patent 4,916,334).

Minagawa discloses a semiconductor memory comprising: a plurality of memory cells (Ms in figure 1), each being connected to one of a plurality of word lines (WL) and one of a plurality of bit lines (BL); a Y decoder (132 in figure 1) configured to drive said plurality of bit lines; and a charge pump circuit (which generates voltage HV1 in figure 12) connected to said Y decoder through a first switching circuit (20) and a port circuit (which generates voltage Vc) configured to supply an external voltage to said Y decoder and connected to said Y decoder through a second switching circuit (24).

### ***Conclusion***


6. The prior art made of record cited on form PTO-892 is considered pertinent to applicant's disclosure.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Son L. Mai whose telephone number is 571-272-1786. The examiner can normally be reached on 8am to 6pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amir Zarabian can be reached on 571-272-1852. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

03-15-06



Son L. Mai  
Primary Examiner  
Art Unit 2827